You have chosen to sponsor your bid up to a maximum amount of .
Bachelors in Engineering from a reputed institute with good academic record
Having 6+ years experience in ASIC design & verification
Good Knowledge on Tools like VMM, UVM, OVM, VERA Preferable SOC Verification.
ASIC design experience with RTL coding in Verilog/VHDL, FPGA experience, FPGA Board bring, FPGA synthesis