ASIC Design & Verification Interview Panel required urgently

CLOSED
Bids
4
Avg Bid (INR)
750 / hr
Project Budget (INR)
₹400 - ₹750 / hr

Project Description:
Bachelors in Engineering from a reputed institute with good academic record
Having 6+ years experience in ASIC design & verification
Good Knowledge on Tools like VMM, UVM, OVM, VERA Preferable SOC Verification.
ASIC design experience with RTL coding in Verilog/VHDL, FPGA experience, FPGA Board bring, FPGA synthesis

Hours of work: Unspecified Project Duration: Ongoing Skills required:
C Programming, Embedded Software, RTOS, Verilog / VHDL
About the employer:
Verified
Public Clarification Board
Bids are hidden by the project creator. Log in as the employer to view bids or to bid on this project.
You will not be able to bid on this project if you are not qualified in one of the job categories. To see your qualifications click here.


₹750 / hr
Hours: 10 hr/ week
₹750 / hr
Hours: 10 hr/ week
₹750 / hr
Hours: 20 hr/ week
Hire D6H8LnMw9
₹750 / hr
Hours: 1 hr/ week