Face Recognition using FPGA

CLOSED
Bids
7
Avg Bid (USD)
$221
Project Budget (USD)
$100 - $250

Project Description:
Face recognition is very important technology in view of security threats world is facing. It is implemented on defense campuses, security building and offices. Now days it is used in social networking sites like Facebook and workout. GAFF is used for field programmable gate array.

Additional Project Description:
05/22/2012 at 19:38 IST
IGNORE THE ABOVE MESSAGE.

I want a face recognition system that recognizes the face and matches with the existing database. You can use any algorithm for this project. My FPGA model is DEO (http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&No=364). Moreover, you have to use Verilog programming language. My camera module is D5M (http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&No=281)

Previous experience will be given preference.

Skills required:
Electronics, Matlab & Mathematica, Verilog / VHDL
Hire raktimmondol88
Project posted by:
raktimmondol88 Bangladesh
Verified
Public Clarification Board
Bids are hidden by the project creator. Log in as the project creator or as one of the bidders to view bids.
You will not be able to bid on this project if you are not qualified in one of the job categories. To see your qualifications click here.