Dragisa S. Profile

EXPLORE

4.6

(9 reviews)

You're now following

Error following user.

This user does not allow users to follow them.

You are already following this user.

Your membership plan only allows 0 follows. Upgrade here.

Successfully unfollowed

Error unfollowing user.

You have successfully recommended

Error recommending user.

Something went wrong. Please refresh the page and try again.

Email successfully verified.

$10 USD / hour

nish,

serbia

$10 USD / hour

It's currently 1:47 PM here

Joined November 3, 2008

0 Recommendations

Dragisa S.

@hdlveca

4.6

(9 reviews)

4.0

100%

$10 USD / hour

nish,

serbia

$10 USD / hour

100%

Jobs Completed

100%

On Budget

100%

On Time

11%

Repeat Hire Rate

ASIC Design Verification Engineer

I have been working for veriest types of IP Core Development in Verilog/VHDL. Build Verification environments in eLanguage (Specman) and System Verilog with UVM.

See all Electronics Engineers in Serbia

Contact Dragisa S. about your job

Reviews

Changes saved

Showing 1 - 5 out of 9 reviews

Filter reviews by:

5.0

$80.00 USD

Translate VHDL files to Verilog

Thank you for the brilliant work :) Great! Very friendly, and nice person to deal with. Definitely know what he has to do.very good communication. definitely would hire again.

Verilog / VHDL

Electrical Engineering