offline
Last seen: May 10, 2014 5:19 AM EDT
Hire Me!
Rate: $18.00 USD/hour
Follow Invite to Project
 

iZoneFreelancer

High Quality, Best Service.... Adding Value to Work...

Username: iZoneFreelancer

  • Has made a deposit.
  • Has verified their email address.
  • Has completed their profile.
  • Has not verified their secure phone number.
  • Verified
  • Payment is verified.

Location: Bangalore, India

Member since: April 2009

Reputation:

4.5/5

(29 reviews)

6.2
[see more]

No user has recommended this freelancer.

  • $100.00 USD
    5.0
    Profile image for Seller bayshop

    bayshop

    Mar 2, 2013

    Great work..! Good communication and great skills..will recommend him to anyone looking for verilog, SV, verification projects...Hope to give him more projects is future...

    Project Description:Hello, I need system verilog expert who understand concept of verification, assertions and other basic concepts.. MUST SKILLS - Logic Design and Verification - Verilog - System Verilog - Assertions...
    [more]
  • $50.00 USD
    5.0
    Profile image for Seller qmdesign

    qmdesign

    Dec 13, 2012

    Very Prompt in delivery. Quality of work highly appreciable. Very well documented code. He is very good communicator and kept me up-to-date with the progress.

    Project Description:VHDL Code with DCT functionality needs to be developed. This needs to work on Xilinx Virtex 5 FPGA. Testing it on Genesys board will be an added advantage.
    [more]
  • $6480.00 USD
    5.0
    Profile image for Seller limitlessex

    limitlessex

    Jul 11, 2012

    These guys are great! Good communication, very responsive, and very focused on customer service. The app has turned out fantastic, and I highly recommend their team!

    Project Description:We are looking for an experienced developer to put together an iphone app for us. The specifications of the app are well laid out in the attached PDF file. Ask any questions via pmb: -Must have proven...
    [more]
  • $55.00 USD
    5.0
    Profile image for Seller compstudent

    compstudent

    Jul 11, 2012

    Very fast and reliable

    Project Description:Very simple VHDL program, It involves creating a design that can be tested and bench. The requirements are in the file.
    [more]
  • $45.00 USD
    5.0
    Profile image for Seller compstudent

    compstudent

    Jul 11, 2012

    The project was done quite swiftly and i am impressed.

    Project Description:This is a small project. Please read attached documenation
    [more]
  • $12.00 USD
    3.5
    Profile image for Seller Robin881

    Robin881

    Jul 11, 2012

    He did his best,but it wasn't what we were looking for.He is very willing to try.

    Project Description:I need two articles and 2 rewrites. 550 word articles for American readers. No spelling or grammar errors. $5.00 for article and $1.00 per rewrite.Could lead to long term project.
    [more]
  • $30.00 USD
    5.0
    Profile image for Seller jfservices

    jfservices

    Jul 11, 2012

    This is the second time I've worked with this programmer. His work, timing and communication were as professional as the first time I worked with him. He turned around my project extremely quickly, gave me status updates and responded appropriately to my concerns. I look forward to working with this programmer again.

    Project Description:We'd like to amend the code (javascript) for a precious metal calculator so that it includes pounds and troy pounds (right now it has grams, troy ozs, av ozs). We want these heavier weights to have a higher...
    [more]
  • $25.00 USD
    5.0
    Profile image for Seller lenscaster

    lenscaster

    Jul 11, 2012

    Good work, done fast (he was waiting on me most of the time!), resized as I needed. Good work, more will go his way!

    Project Description:I need someone to design three graphics for using on my e-commerce website. Each graphic will be used to advertise a "promotion" or sale item for my products. Approximate graphic size will be 200x100 px...
    [more]
  • $500.00 USD
    2.0
    Profile image for Seller swarsystems

    swarsystems

    Jul 11, 2012

    Wouldn't recommend these developers if you have any other choices. Their idea of communication is one email at the time they deliver something; very frustrating and counterproductive. As a result, our product was delivered 1 month later. And then I had to spend two weeks changing/cleaning/correcting things.

    Project Description:We are looking for an experienced iPhone developer to implement the UI part of an iPod application. As you can see on the attached raw draft image, the UI will have a few controls (drop-down lists, slider bars, spinner integer fields, ...) over a static image background...
    [more]
  • $150.00 USD
    5.0
    Profile image for Seller kcaguoru

    kcaguoru

    Jul 11, 2012

    Was helpful and added his idea to make project prefect. I WILL USE HIM AGAIN

    Project Description:We are looking for expert in executable Desktop application that will interact with remote database. The software is presently developed as web application accesible of http and its available on-line, the work is to re-write the application as an executable (exe) desktop application...
    [more]
    iZoneFreelancer has not completed any projects.
  • $200 USD In Progress

    The project is as discussed

  • $30 USD In Progress

    this file compile with the vcs compiler but not in quartus, i really don"t know why. can you help me with this problem? 30usd for removing the errors in 4 hours. thanks

  • $1100 USD In Progress

    Looking to develop Iphone apps, entertainment catagory.App will need to integrate with camera and email be enabled, requires sound and music functionality1st App:NDA and App details ready for immediate work.

    [more]
  • £50 GBP Aug 7, 2013

    Hi am interested in learning more , I have a ML5oX and would like to read and write blocks of data to memory"function" that I can send 12 bit addresses to, and it will bursts read 64 bytes. It will signal me when done, Similar for writes. Extend to allow two "threads" accessing memory Full VHDL source code + output from MIG + a test harness (with two aysync "threads" ) , so I can JTAG and see workingmany thanks

    [more]
  • $700 USD Feb 19, 2013

    Spectral analysis is a fundamental tool for understanding communication parameters and signal processing, so it requires the implementation of a spectrum analyzer at the University of Nariño it is very important for the development of academic and research practices. The development of this project focuses on finding solutions to the problems related to the difficulty of observing the frequency spectrum of electromagnetic signals in free space. They are looking for a high-frequency analysis, ideally including free use bands up to 2.4 GHz and a bandwidth of 20 MHz, which allows us to analyze all types of wireless communications that operate in this range: radio, television, mobile phone, telemetry, wireless local area networks (WLAN), etc.Please contact me, the specific problem is that i do not have experience with hardware descripcion lenguage and i would like to pay for the design to imprube the gui interface, antena construction and other parts of the project that i can do. The conection could be a RS232 interface or any other to PC.Best regards for you and thanks for your atension.I need a quote for my problem, the language could be Verilog or VHDLPostdata. I have an Altera DE2 development Kit with a cyclone II FPGA on board but if it is not possible to implement on that please tell me. I have an AD9480 from analog devices. frecuency mixer from minicircuits, a RF signal generator from NI.I hope that you can help me.JUAN PABLO MAYORAL

    [more]
  • ₹12500 INR Jan 15, 2013

    Hello,I am looking for a freelancer who can implement some of the published algorithms (of impulse noise reduction in image processing) in MATLAB. Obviously, algorithms are well explained in the respective papers. One has to read the paper thoroughly and understand the algorithm followed by its MATLAB implementation. They are roughly 10 in numbers. They are easy but, they will take time to implement.Please drop me a message mentioning your mail address, if you are interested in doing this piece of work for me. Then, I can send some of the papers for a glimpse. Due to copyright issues, I can"t keep papers here.Looking forward to your response.

    [more]
  • $650 USD Jan 12, 2013

    This project is in continuation of previous projects. I need A,B,C as mentioned below within next seven days!A- I want complete my thesis: with following chapters... I already have some work I will provide to the selected candidate.1- Problem description and analysis 2- Proposed solution3- Design and implementation4- Results5- Discussion of Results6- Conclusion and Future WorkB- Simulation of the work on MATLABC- PresentationPrevious work would be provided to selected freelancer.

    [more]
  • ₹13000 INR Dec 12, 2012

    The aim of this project was to develop an AM/FM Digital Radio Receiver using FieldProgrammable Gate Array (FPGA) as the hardware platform. Unlike traditional analog receivers,which are built from analog components, digital receivers convert analog signal into digitalrepresentation, and employ digital signal processing techniques to process the digital data forextracting the desired information. The extracted digital information (a radio channel in thiscase) is then converted back to analog format for listening purposes.In developing the system, we aimed to investigate different techniques for designing digital radioreceivers, from which suitable techniques would be chosen for implementing the AM/FM radioreceiver. Several design models for implementing the receiver in FPGA would be developed andsimulated, giving insight analysis into their performance as well as their efficiency in term ofhardware usage. Finally, these models would be translated into software (Hardware DescriptionLanguage) used for synthesizing the system into a FPGA platform. The ultimate goal of thisproject will be having a fully working AM/FM Digital Receiver System residing in a FPGAboard allowing users to tune in and listen to any of the available AM or FM channels.

    [more]
  • ₹9000 INR Nov 25, 2012

    I need to design MIPS 32 bit 5 stage pipelined architecture in Verilog.I need a MIPS testbench and simulation waveforms.

  • $250 USD May 25, 2010

    1. IntroductionThis laboratory exercise will build a pipelined RISC CPUs. The CPU has many common elements as that described in the book "organization and design computers". However, has differences, the most important difference that we are talking about 16bit architecture and not 32bit. In the data not described otherwise, you can rest that apply those described in paper. In what differ, follow the description of brochures.You have already built several parties which will use the CPU you in previous exercises. In this exercise will build the balances and making use of these and of the foregoing, I would rather the requested processor. It is good to follow the advice of accurately reproducers but it is not compulsory. The points which must be pursue full are those concerning the functionality of CPU.Should the specifications of processor to be necessary to be the same as those we are giving you.2. Instruction SetThe mandates to be carried out by the processor follow one of the following standards:**See Attachement for images**OP: code of the mandate (4 bits) Rd: Address of register-destination (3 bits) Rs: Address of the first register data (3 bits) RT: Address of the second register data (3 bits) function: scope which determines the functioning of the mandate (3 bits) immediate: Scope direct data (6-bit) jumpaddr: Scope distance Directorate (12 bits)The commands that will be in position executes the CPU are following: Observations• The all numbers will be in form supplement as for 2, consequently the actionit should they become as they are fixed in the parcel ieee.std_logic_signed.all• Command GEQ puts in rd number 1 if rs it is not negative (≥ 0) ornumber 0 if it is negative (

    [more]
    iZoneFreelancer does not have any open projects.
    iZoneFreelancer does not have any work in progress.
[see more]

Portfolio

[see more]

Résumé

Experience

Sr. Design Engineer

Sep 1999 - Feb 2006 (6 years)

Texas Instruments

Job Profile: VLSI Design (VHDL) + Verification + Automation

Education

MS

Birla Institute of Technology and Science

2004-2006

BE (Electronics & Communication)

Karnatak University

1994-1998