Filter

My recent searches
Filter by:
Budget
to
to
to
Skills
Languages
    Job State
    88 jobs found, pricing in USD
    FPGA developer 5 days left
    VERIFIED

    Looking for a developer to code a specific simple algorithm which is based around SHA3 (Keccak) into iCE40UltraPlus FPGA using the standard low-cost breakout board from Lattice: iCE40UP5K-B-EVN. In general there will be incoming data block over a serial channel, encrypting, and sending it back to the same serial channel. More details will be given in personal communication. I am not sure about how much work will be needed for this, nor how much a typical project of this size would cost. Will make the final selection of the basis of the reasonable offers.

    $32 / hr (Avg Bid)
    $32 / hr Avg Bid
    11 bids

    I need a simulation/ VHDL expert for my current project. If you have knowledge please bid. Details will be shared in message with the selected freelancers.

    $53 (Avg Bid)
    $53 Avg Bid
    6 bids

    Plz contact me. I have other code for it as well. You will just need to restructure the code and it should be good enough.

    $26 (Avg Bid)
    $26 Avg Bid
    11 bids

    I need a simulation/ VHDL expert for my current project. If you have knowledge please bid. Details will be shared in message with the selected freelancers.

    $8 - $53
    $8 - $53
    0 bids

    DESIGN AND TEST OF A DDR SDRAM INTERFACE FOR FPGA SYSTEMS Integrate and generate the IP core of DDR, then configure that IP Core, with DCM, PLL, FIFO, and some memory interface with State machine, possible to show the output of writing and reading the data,. with report of Area, power and delay,. Simulation in any standard simulator , Xilinx/Actel/libero

    $439 (Avg Bid)
    $439 Avg Bid
    9 bids

    1. FIR design and simultion in Matlab. 2. Implement in FPGA(Xilinx Virtex-6 LX240T) and inter-connect with other logic blocks. 3. define registers for FIR filter and gain setting such that user can download filter co-efficients and gain settings through software to FPGA.

    $783 (Avg Bid)
    $783 Avg Bid
    24 bids

    need somebody good in micro controller and has ever coded using vhdl

    $174 (Avg Bid)
    $174 Avg Bid
    18 bids

    Course: Computer Organization and Architecture Project: Design of MIPS Datapath components Using Logisim Objectives After completing this project you will: · Design a 32x 32 bit register file · Design a 32 bit arithmetic and logic unit (ALU) Register File The register file consists of 32 x 32-bit registers and has the following interface as shown in Figure 1: _ BusA and BusB: 32-bit output busses for reading 2 registers _ BusW: 32-bit input bus for writing a register when RegWrite is 1 _ RA selects register to be read on BusA _ RB selects register to be read on BusB _ RW selects the register to be written

    $45 (Avg Bid)
    $45 Avg Bid
    10 bids

    design and implementation of a MIPS CPU with Multi cycle Data path using the VHDL language

    $157 (Avg Bid)
    $157 Avg Bid
    14 bids

    the project must be developed in verilog to be executed on the Nexys4DDR ™ FPGA Board. In the video attached in the .zip, the operation of the project

    $83 (Avg Bid)
    $83 Avg Bid
    8 bids

    I need you to do pipelining for the MIPS-RISC (5 stage) Processor. I will give you the MIPS processor code, all you need to do is pipelining. I will upload the file once go through it. If you are interested, I will send you the code and question for which code has written.” Deadline is " Dec-03-2017 "

    $172 (Avg Bid)
    $172 Avg Bid
    12 bids

    Project: The project consists of multiple phases. It is to develop a logic analyzer and waveform viewer (LA/WV) that can send data to a PC for display. The data collection is done on the FPGA board. A microprocessor gets data from the FPGA board and sends data to the PC through either a Bluetooth modem or a USB port. The system supports one analog channel and one digital channel, with a single-level triggering. Only 8 bits of precision will be used for the analog channel. •Phase 1: Develop a minimal system that contains a PC, a microprocessor board, and an FPGA board. With this system, a PC application allows a user to “awaken” (or “start up”) the FPGA board through the microprocessor board. Once (and only after) the FPGA board is awakened, it waits for a push button action. After the button is pushed, it sends an 8-bit value in bit-serial to the microprocessor. The microprocessor then sends a sequence of corresponding characters (one or zero) to the PC application which displays the character sequence. You may use Termite as the PC application in this phase, but not in later phases. •Phase 2: Add two-way communication and graphic display to the minimal system. With this system, a PC application allows a user to awaken the UNO board by sending an 8-bit unsigned integer, denoted as THRESHOLD, to the FPGA through UNO. Once (and only after) the UNO board is awakened, the UNO board waits for 100 samples from the FPGA board. The FPGA board again waits for a push button action. After the button is pushed, it performs XOR operations on the 8 THRESHOLD bits. Depending on whether the XOR result is one or zero, it sends back the 100 8-bit count values of either an up counter or a down counter. Communication between UNO and FPGA should be done in a bit-serial fashion

    $72 (Avg Bid)
    $72 Avg Bid
    2 bids

    I want to get throughput and latency results of network traffic(Ethernet packets processing) using two FPGAs, while i have throughput and latency results of using one FPGA, so i want to compare both these results. The results of using two FPGA chips should be better than using one FPGA.

    $675 (Avg Bid)
    $675 Avg Bid
    6 bids

    About timing violation at cross clock domain

    $25 (Avg Bid)
    $25 Avg Bid
    1 bids

    I need a task to be completed on system verilog, please confirm if you can do. ThanksI need a task to be completed on system verilog, please confirm if you can do. ThanksI need a task to be completed on system verilog, please confirm if you can do. ThanksI need a task to be completed on system verilog, please confirm if you can do. Thanks

    $11 / hr (Avg Bid)
    $11 / hr Avg Bid
    10 bids

    i need verilog code for 32bit mips single cycle it must contain instructions LW, SW, AND, ADD, ADDI, SUB, SLT, SLTI,b,BEQ, BNE, J, JAL and JR. and write a test-bench and stimulate and get the output waveform synthesis the code and submit to me

    $10 / hr (Avg Bid)
    $10 / hr Avg Bid
    10 bids

    I need someone who can do task on system verilog. Deadline is 2 days. I want someone who can start now. More details will be provided to interested freelancer

    $24 (Avg Bid)
    $24 Avg Bid
    8 bids

    build a 32 bit architecture CPU, the CPU include the Register File, ALU, Control Unit, Instruction Register, Data Memory, PC Register, Shift logic unit, Conditional Logic Unit, and a 3-level cache read and write memory for the Data memory. The units need to be built in Verilog HDL then represented as a symbol on a schematic diagram and connected together using wires. Accompanied with each unit should be a functional waveform for verification. It is also mandatory that any four units be connected together or working together using only Verilog HDL, then that design can be placed as a symbol on a schematic diagram. Use Quartus to build your project. Your design need to also be verified on the DE2-115 FPGA Altera board.

    $177 (Avg Bid)
    $177 Avg Bid
    8 bids

    VHDL coding needed to be done by expert!! $30 CAD pay

    $22 (Avg Bid)
    $22 Avg Bid
    8 bids

    I need a little update in my Test Program (Labwindows). All code and GUI and all is done, just need program be capable to send email automatically to specified people when yields goes down <97%.

    $167 (Avg Bid)
    $167 Avg Bid
    4 bids

    Top FPGA Community Articles