In Progress

Master Slave wishbone architecture using I2C-VHDL

I want a very simple design and simulation of an i2c master controller which can facilitate data transfer between an FPGA device and any external i2c device. Please find attached the document with the diagram of the architecture with the appropriate components to be designed. I want each component designed separately with test-bench stimulus.

Skills: Electronics, Microcontroller, Verilog / VHDL

See more: wishbone vhdl, i2c architecture, using wishbone vhdl, i2c vhdl, wishbone, i2c master vhdl design, master architecture wishbone, vhdl and verilog, master find, master electronics, find master, find a master, wishbone master vhdl, vhdl, vhdl fpga, verilog vhdl, master, Master data, i2c, fpga vhdl, fpga verilog/vhdl, data transfer fpga, device controller, simple document architecture, bench

About the Employer:
( 0 reviews ) Hatfield, United Kingdom

Project ID: #4289387

Awarded to:


Dear sir, I have more than 5 years experiance in VHDL programming please check you PM

$80 USD in 4 days
(21 Reviews)

4 freelancers are bidding on average $158 for this job


Hi, I am MSc in VLSI design and can do this work.

$200 USD in 5 days
(11 Reviews)

i can help please check ur pm.

$250 USD in 7 days
(2 Reviews)

Hi, I have 5 years VHDL and digital design experience. I'm experienced with component-level testbench design and with ModelSim simulation as well. I'm more than happy to deliver this project to you. Thanks!

$100 USD in 10 days
(0 Reviews)