16-bit modified single-cycle MIPS hardware processor architecture


Project Specification

The objective is to investigate, design and implement a hardware processor architecture to realize a

programming task using the Multimedia Logic Simulator available at:

[url removed, login to view]

The project is to design, implement and test a 16-bit modified single-cycle MIPS

hardware processor architecture (i.e. each instruction is 16-bits in length) to perform the following


“Assume that sixteen random numbers (integers) have been stored into 8-bit data memory locations

(0 through 15) as shown below:

Memory address Contents

0000 02

0001 0A

0002 0F

0003 03

0004 01

0005 07

0006 08

0007 0B

0008 0C

0009 00

000A 04

000B 06

000C 05

000D 09

000E 0E

000F 0D

Sort the numbers into ascending sequence and store the sorted numbers into data memory locations

(16 through 31)”.

Task One

Design a hardware processor with a custom instruction set architecture (i.e. the ISA only needs to

include the instructions you need to perform this specific task) to sort the numbers into ascending

sequence. How many instructions do you have in your ISA?

Task Two

Write a program using the ISA from Task One to sort the numbers into ascending sequence. Store

the program into the processor instruction memory and run the processor. How many clock cycles

does your processor take to complete the task?

Include hardware diagram and program code for Tasks One and Two to be verified.

Skills: Assembly, C Programming, Engineering, Java, Software Architecture

See more: the sequence diagram, the design cycle, sorted data set, set bits in c, set bits, set bit in c, sequence diagram include, sequence diagram how to, programming sequence diagram, programming logic and design, programming architecture, multimedia programming, java bit set, java bits, how to set a bit, how to sequence diagram, how to do sequence diagram, how to do a sequence diagram, how to design sequence diagram, how to design a sequence diagram, how do you write contents, design cycle, data sequence diagram, cycle design, code processor

Project ID: #5060607

5 freelancers are bidding on average $294 for this job


Hi I am electrical engineer and I have sound knowledge of MIPS. I can easily help you with this. Please consider me. Looking forward to your reply...

$277 AUD in 20 days
(9 Reviews)

16 years' professional experience, including logic development using verilog. I would propose approaching this project by first implementing a system using verilog (a much more appropriate tool for this kind of work) More

$333 AUD in 21 days
(4 Reviews)

hi we are experts in 8, 16, 32 bit processor .we can solve your project .plz tell us your deadline.waiting for your reply for further discussion.thanks

$222 AUD in 30 days
(2 Reviews)

A proposal has not yet been provided

$277 AUD in 30 days
(0 Reviews)

I am an engineer by profession. I am tech savvy. My web page. www.rvardhan.webs.com. I believe I could do a great job as the lead for the project.

$360 AUD in 45 days
(0 Reviews)