Verilog MIPS Pipelined Datapath

Awarded