In Progress

nexys3 Fpga project - repost

Task 1: Design, verify, simulate and demonstrate 10/100 Ethernet Interface

Task 2: Design, verify, simulate and demonstrate high speed loading and unloading of the

PSRAM to and from the Ethernet.

Anyone interested please reply to me as soon as possible.I need to finish it in 5 days by next monday.i have a few hints with that you guys can finish it i [url removed, login to view] who is interested in working start bidding as soon as possible.

Skills: Electrical Engineering, Verilog / VHDL

See more: nexys3 ethernet project, psram nexys3, nexys3 ethernet, vhdl and verilog, vhdl fpga, verilog vhdl, fpga vhdl, fpga verilog/vhdl, vhdl finish, task vhdl, vhdl task, ethernet working, electrical engineering task, nexys3 psram, nexys3 psram project, nexys3, fpga design verilog, verilog vhdl fpga, fpga vhdl verilog, FPGA design, fpga project verilog, verilog design, ethernet vhdl project, ethernet project, vhdl project fpga nexys

About the Employer:
( 3 reviews ) kalamazoo, United States

Project ID: #4396534

Awarded to:


I can help you.

$550 USD in 4 days
(1 Review)

5 freelancers are bidding on average $480 for this job


i have one year experience in vlsi field. i will help you to complete the task...

$250 USD in 2 days
(0 Reviews)

Hi, I am a graduate researcher at Northwestern University in Comp Arch Domain. I have experienced in VLSI design with companies like Intel and Synopsys. I can provide you the services at very reasonable price. -B More

$550 USD in 5 days
(0 Reviews)

hi i will be able to do this project .I am an experienced freelance developer . I

$550 USD in 3 days
(0 Reviews)

I can do it, I have experience with these boards and like design engineer and teacher

$500 USD in 3 days
(0 Reviews)