Closed

Field Programmable Gate Array Implementation of Reed-Solomon

Abstract—This paper demonstrates an FPGA implementation

of the Reed-Solomon, RS(255,239), codec architecture for the

OTN G.709. The RS codec is designed to occupy the least

amount of logic blocks, be fast and parameterizable. I am

presenting an efficient implementation of the encoder algorithm

on reconfigurable devices in addition to a non-finalized version

of the decoder. Both encoder and decoder are synthesized to

Altera’s StratixII and benchmarks are run against Altera’s Reed

Solomon Code. Xelic’s encoder is measured to be about half the

size of Altera’s encoder. Effort on optimizing Xelic’s decoder is

underway to have an efficient implementation of the decoder

algorithm.

Skills: Marketing, Verilog / VHDL

See more: field programmable gate array , reed solomon fpga, field programmable gate array implementation reed solomon, vhdl and verilog, logic algorithm, reed solomon, vhdl programmable, vhdl fpga, verilog vhdl, SOLOMON, programmable , Implementation of algorithm, gate, fpga vhdl, fpga verilog/vhdl, altera, paper architecture, addition verilog, architecture paper, field addition, algorithm array, reed solomon implementation, marketing effort, optimizing code, vhdl code

About the Employer:
( 0 reviews ) bangalore, India

Project ID: #1583889

5 freelancers are bidding on average ₹7160 for this job

ahmedmohamed85

Dear sir, I am experienced with FPGA VHDL programming also i had read this paper before and i have a good understanding of the whole project Best Regards;

₹12500 INR in 18 days
(22 Reviews)
5.5
effiworker

I think I can do it with my experience on Verilog coding and FPGA based design.

₹9000 INR in 45 days
(0 Reviews)
0.0
uzairsaeed702

Please See the PM

₹1900 INR in 20 days
(0 Reviews)
0.0
mehedibd85

I quickly went through the paper. It will be quite interesting for me to implement RS (255, 259). Please also see my profile. Looking forward for your reply.

₹10500 INR in 15 days
(0 Reviews)
0.0
scs9gp

i have experience on FPGA VHDL, convolutional, turbo codes and space-time coding (form of convolutional coding for MIMO systems).

₹1900 INR in 18 days
(0 Reviews)
0.0