Closed

Design in Verilog on the MAX10 FPGA, an electronic system that uses ADC, SERDES, Counters, Memories

This project received 12 bids from talented freelancers with an average bid price of $546 CAD.

Get free quotes for a project like this
Employer working
Project Budget
$250 - $750 CAD
Total Bids
12
Project Description

Design in Verilog on the MAX10 FPGA, an electronic system that uses ADC, SERDES, Counters, Memories. I have only 4 days to finish this project. If you can finish on time, only then contact me, thnxs

Skills Required

Looking to make some money?

  • Set your budget and the timeframe
  • Outline your proposal
  • Get paid for your work

Hire Freelancers who also bid on this project

    • Forbes
    • The New York Times
    • Time
    • Wall Street Journal
    • Times Online