The pipelined processor is divided into four units: the controller, datapath, instruction memory and data memory [login to view URL] task in this part will be to (1) design the controller unit, (2) design the instruction memory and data memory, (3) design datapath units, (4) put all 4 units together to form the pipelined MIPS processor, and (5) work out two test programs for the processor as a whole.
It should take a maximum of 8 hours to be completed in 1 week. I will upload detailed instructions once the freelancer agrees to work on it.