VHDL code for Pipelined MIPS Processor

This project received 4 bids from talented freelancers with an average bid price of $11 USD / hour.

Get free quotes for a project like this
Project Budget
Total Bids
Project Description

The pipelined processor is divided into four units: the controller, datapath, instruction memory and data memory [url removed, login to view] task in this part will be to (1) design the controller unit, (2) design the instruction memory and data memory, (3) design datapath units, (4) put all 4 units together to form the pipelined MIPS processor, and (5) work out two test programs for the processor as a whole.

It should take a maximum of 8 hours to be completed in 1 week. I will upload detailed instructions once the freelancer agrees to work on it.

Skills Required

Looking to make some money?

  • Set your budget and the timeframe
  • Outline your proposal
  • Get paid for your work

Hire Freelancers who also bid on this project

    • Forbes
    • The New York Times
    • Time
    • Wall Street Journal
    • Times Online