Implementation of an IEC 18000-63 Type C-protocol controller(Gen 2 EPC protocol) for low power UHF RFID-Tags

The main aim of he project is to develope, design and implementation of IEC 18000-63 Type C protocol( Gen 2 EPC protocol) controller to establish communication between a UHF-RFID tag and RFID-Reader.

The Implementation platform is VHDL and for verification of the protocol controller an appropriate test bench should be developed.

Moreover, the main task is to implement Finite State machine( we don't have to consider all the aspect) and to test it we need to design test bench.

I already have the code, which i downloaded from online. We just need to understand the code and simplify it according to our need( which i will explain ,once i decide the freelancer.).


The freelancer should have knowledge of RFID

Tool required:

ISE Design suit(Xilinx)

Simulation in ISIM

Skills: Algorithm, FPGA, Verilog / VHDL

See more: script is done but the main functionality is not implemented well you so we have to make it correct -- 2, sdk rfid uhf java, coldfire low power, epc gen2 rfid reader, uhf gen2 rfid reader, gen 2 rfid tags price, iso 18000-6c standard pdf, iso 18000-6c, epc gen2 tag data format, iso 18000-63, rfid gen 2 specification, low power mode mqx, low cost 100ma power supply, coldfire low power mode mqx, low cost switching power supply 230v, power supply low cost, low cost 12v power supply, low cost power supply pcb design, low cost power supply design, low cost power supply

About the Employer:
( 2 reviews ) Ilmenau, Germany

Project ID: #15794699

6 freelancers are bidding on average €292 for this job

€777 EUR in 3 days
(14 Reviews)

I am really happy to help you out of this project. I would like to introduce that I am an freelancer with 100% JOB COMPLETED in VHDL/VERILOG. Relevant Skills and Experience FPGA/VHDL/Verilog Proposed Milestones More

€200 EUR in 5 days
(67 Reviews)

Hi, I am FPGA design engineer since last 7 years -Skilled in algorithm development on FPGA - VHDL/Verilog coding - Familiar with Xilinx platform - Automated testbench creation Relevant Skills and Experience 7 y More

€222 EUR in 7 days
(5 Reviews)

I have extensive knowledge on Digital Design and VHDL. As part of this project work, the VHDL source code will be examined, documented, be worked on for possible improvements and simulated. Relevant Skills and Experie More

€250 EUR in 7 days
(2 Reviews)

Hi, I went through the document and I think I have the required understanding of the protocol to be able to help you understand the VHDL and update it if you have any other requirements. Relevant Skills and Experience More

€155 EUR in 3 days
(2 Reviews)

I am professional engineer in Germany and I can help you develop the testbench/ Bus functional model according to EPC interface and also work together on the VHDL code that you have. Relevant Skills and Experience I a More

€150 EUR in 10 days
(3 Reviews)