Closed

FPGA VLSI DESIGN

7 freelancers are bidding on average ₹6271 for this job

prakashddit

I have expertise in Verilog since 4 years. have designed AES encryption algorithms in past. If you can share more details then we can proceed.

₹4444 INR in 3 days
(7 Reviews)
3.7
kptechlead

Hello , This is Prasad expert in VLSI_DESIGN I observed your work I have 10+ years experience on HDL'S [VHDL / Verilog]

₹5000 INR in 3 days
(3 Reviews)
2.6
hemantmayatra

Providing service in academic, project, training, coaching in VHDL, VerilogHDL since 2009. Experience of completing projects on Quartus, Xilinx, Modelsim, NIOS II. Worked on real hardware projects implementation on M More

₹4900 INR in 4 days
(6 Reviews)
2.4
Lightcanon

Hello. I can implement your block cipher in VHDL. I have been using HDLs in my work (digital design) for +4 years and used it in many projects such as: 1-Nintendu PPU implementation 2-Digital mitigations for direct co More

₹5000 INR in 7 days
(1 Review)
1.1
ellyptech

I have done various cryptographic implementations in the past. Are you talking about "Lilliput-AE: a New Lightweight Tweakable Block Cipher for Authenticated Encryption with Associated Data". I can help you regarding t More

₹15000 INR in 30 days
(0 Reviews)
0.0
sohailnagra

Hi, i have expertise in verilog/vhdl stream. I have done many projects on Fpgas (zynq, artix, virtex kintex etc). I would like to work on this project. Feel free to ask if u required sample work. Aamir

₹5555 INR in 2 days
(0 Reviews)
0.0
phalakegirish7

hello sir, i am girish hiraman phalake from India, have better experience in FPGA based industry. Actually my strength is paper design, HDL and EDA tool(xilinx [login to view URL]) also good in English.i hope you will give positiv More

₹4000 INR in 3 days
(0 Reviews)
0.0