Project ID: 1263358

To create a "checker" in a Network Interface.

1. Checker will collect 32 bits data from 8 deserialisers. (eg A1 ~A8)

2. Checker will collect 32 bits data from 3 Collectors. (eg C1~C3)

3. Checker will then compare the data if it matches. (eg C1 = A1~A8?, C2 = A1~A8?, C3 = A1~A8?)

4. If data matches, Checker will release the data, (eg if C1 = A5 release data , if C2 = A1 release data, if C3 = None delete C3)

5. continue process.

I attached a picture and original source code for Network interface. "Checker " is to target on at the Receiver. Preferably using Xilinx in VHDL codess

Skills: Verilog / VHDL

See more: 0 bits, a1, xilinx, vhdl, project id:, project ID, C3, c1, project data source, xilinx project, picture project, vhdl code, vhdl xilinx, project source code, project using vhdl, data checker, release project, project vhdl, compare project, collect picture, delete project, source code project, network interface, vhdl project vhdl project, vhdl project

About the Employer:
( 1 review ) Singapore, Singapore

Project ID: #1265014

1 freelancer is bidding on average $400 for this job


Hired by the Employer

$400 SGD in 5 days
(0 Reviews)