Closed

Project on verilog

3 freelancers are bidding on average ₹1129/hour for this job

izafievsky

I have a lotof Verilog projects done (including some awarded on Freelancer.com), but your project is also interesting for me. Please contact me via chat to discuss technical details of your project implementation. T More

₹2777 INR / hour
(1 Review)
4.0
nmphus

Dear Sir, I am woking on FPGA/ASIC filed. My language in project is Verilog. I have some individual project as below: - Design a DSP chip and demo on FPGA base datasheet of C2000 series from TI. - Design a FPU core 32 More

₹333 INR / hour
(0 Reviews)
0.0
ionburca8478

Hello! Your proposal looks really interesting for me because work on this area of technologies is good challenge. I like helping you to resolve your tasks and realise your decisions for improving business using web More

₹277 INR / hour
(0 Reviews)
0.0