Design an 8-bit microprocessor using Verilog HDL by using Structural Verilog modelling. The individual

components can be designed using behavioral modelling.

Mandatory components:

Instruction Memory

Register File

Data Memory


Control Unit


Sign extend unit

Program counter

The Register File has two registers R0 and R1. Design the program counter and instruction memory such that

input can be a sequence of instructions and the final output after executing the entire sequence can be verified.

Other than these components, there might be other modules needed depending on your design.

You can refer to the construction and working of the MIPS datapath and control path found in the text book

“Computer Organization and Design – The Hardware/Software Interface” by Patterson and Hennessy, 5th ed.

Also refer to the lecture slides on single cycle non-pipelined processor.

Chapter 4 in the above mentioned text book talks about building a datapath and a control path.

The instructions that you are required to implement are:

i. add

ii. addi

iii. sub

iv. lw

v. sw

vi. jmp

Instruction Opcode

add 000

addi 001

sub 010

lw 011

sw 100

jmp 101

The complete RTL schematic of the processor including the datapath and the control path is designed in

verilog using the Vivado design suite.

After the final design is synthesized, the processor can be simulated to view the inputs and outputs. A

bitstream which describes the RTL schematic can be generated from the Vivado project, to test the design on

an FPGA board.

The FPGA board can be programmed using the bitstream generated from the Vivado design suite. Inputs can

be given through push buttons and slide switches and outputs can be represented by LEDs already provided on

the board.

Skills: Verilog / VHDL, FPGA, Engineering, Microcontroller, Electronics

See more: bit error rate curve using matlab, design microcontroller using verilog, code communicate arm processor using spi linux, program floating point full adder using verilog modelsim, controller design using verilog hdl, reverse polish notation calculator using verilog, code deframer using verilog, cisco router design using verilog, rtl design using verilog, vhdl bit pipelined processor, verilog implementation pipelined mips processor, 32 bit alu design using verilog, 8 bit ripple carry adder using full adder, design of 8 bit microcontroller using verilog, 16 bit risc processor design using verilog, implementing the 5 stage pipelined architecture of mips arm 32 64 bit processor in verilog vhdl, 32 bit risc processor using verilog, 32 bit mips pipelined processor verilog code, pipelined mips processor in verilog, 8 bit processor design using verilog

About the Employer:
( 0 reviews ) Woodside, United States

Project ID: #20109360

26 freelancers are bidding on average $185 for this job


Dear sir I have more than 10 years experience in digital design using verilog please message me so that we can discuss more details

$200 USD in 1 day
(410 Reviews)

Dear customer, I am really happy to help you out of this project. I would like to introduce that I am an freelancer with 100% JOB COMPLETED in VHDL/VERILOG. I am really suitable for job description: First: I am an More

$140 USD in 2 days
(85 Reviews)

Hello! Please check my profile and reviews to know a bit about me and my work. I have about 4+ years of experience in working with Verilog and FPGA and have done such (processor design) projects in the past too. It More

$150 USD in 3 days
(70 Reviews)

Dear Employer, I am interested in your 8-BIT NON-PIPELINED PROCESSOR USING VERILOG project. I have 8 years of experience as EE. best regards, Goitom

$200 USD in 5 days
(9 Reviews)

I have 10 years of experience in design and verification using Verilog. I had some projects similar to your project (please see my review). Please message me. Best regards.

$88 USD in 2 days
(5 Reviews)

Dear Sir/Madam, I have been working as freelancer for last 2 years. Here is summery of my experience : * FPGA firmware development of multi-channel data acquisition system. *Verilog implementation of windowed image c More

$100 USD in 5 days
(13 Reviews)

I will design this system for you. I am Mphill in mechanical engineering, Electrical engineering and plumbing. I have five years of experience as a MEP in a multinational company of Dubai.

$500 USD in 1 day
(12 Reviews)

I DO NOT OUTSOURCE I have been a freelancer for the past 8 years, I believe that my experience and skill in this background will prove to be of great help to you. Contact me to discuss more on the details

$120 USD in 5 days
(9 Reviews)

Hi , I am Master graduate in VLSI and I can do this as per your requirement. Looking positively to work with you on this... BR, Prashanthi

$222 USD in 10 days
(20 Reviews)

Hello , This is Prasad I observed your work i have an experience on developement and research papers solutions on Matlab & Simulink , Python VHDL Verilog Spice, R software programming Numerical analysis with More

$170 USD in 7 days
(3 Reviews)

Hi, I have worked on VHDL, Verilog and SystemVerilog extensively. I have also implemented CPU designs (you can see my project logs). I was part of CPU design team in a big semiconductor company. So, I know how the CPU More

$300 USD in 15 days
(4 Reviews)

I will do this and provide it you with In a week I have done similar project in my undergraduate time

$233 USD in 5 days
(0 Reviews)

PIC Micro controllers are powerful devices which can be used in a host of applications. Your application may be a simple relay board to control your geyser, or something more sophisticated for example an IOT project. More

$140 USD in 7 days
(0 Reviews)

Hello I have already finished project of 4 bit microprocessor on cyclone 10 lp. Contact with me I will do it. Thanks...

$222 USD in 3 days
(0 Reviews)

Digital Design Engineer with experience on working with large scale complex designs with practicing in Verilog, SystemVerilog Hardware Description languages and Programming with C, C++ and Python. Let's discuss further More

$300 USD in 30 days
(0 Reviews)

I have done various projects in verilog hdl. I have implemented various projects as of yours.I have implemented these logics on fpga.I have also implemented 5 stage pipelined processor on fpga.

$87 USD in 4 days
(0 Reviews)

I used to work as a mentor at the university where my students were responsible for building this system and I used to mark their projects, rather than my career in Digital Design and verilog where I implemented recove More

$200 USD in 5 days
(0 Reviews)

I have experience in writing programs in vhdl and verilog. I made ofdm model for myself and also I take training in this language.

$238 USD in 30 days
(0 Reviews)

Hello there, I have designed processors such as yours several times for different clients with different changes. I have also thaught the course to many students. This would be an easy project for me. I am sure you w More

$70 USD in 5 days
(0 Reviews)

I am fpga developer for more than 2 years and I have done multiple succesful projects. I am experienced in vhdl and verilog.

$155 USD in 3 days
(0 Reviews)