Closed

Data transfer using Verilog -- 2

5 freelancers are bidding on average $636 for this job

ahmedmohamed85

Dear sir I have more than 10 years experience in digital design using verilog please message me so that we can discuss Best regards

$444 USD in 3 days
(382 Reviews)
7.7
DreamCha

Thanks for sharing your project. As I'm a Senior Embedded System engineer, I have rich experiences in many embedded systems development and programming. Especially, I had designed many FPGA such as Xilinx Artix More

$800 USD in 10 days
(1 Review)
4.3
rakendr7

I've four years of Industrial experience in designing FPGA/ASIC using Verilog/Systemverilog. I've implemented multiple serial communication protocols and bus protocols. Let's discuss more about the requirements. Note: More

$740 USD in 20 days
(1 Review)
1.0
FSEVE

Got hardware design, digital design, high speed communication interfaces design experience with practicing in Verilog, let's discuss further.

$750 USD in 30 days
(0 Reviews)
0.0
phalakegirish7

Hello I am Girish Hiraman Phalake, A creative FPGA design,development and verification engineer with 8 months experience with good paper digital design,xilinx 2017 tool,verification process,verilog and systemverilog sk More

$444 USD in 10 days
(0 Reviews)
0.0