In Progress

fpga spi capture to serial in vhdl

Setup a fpga (ALTRA MAX3000A) or similar as an SPI slave and capture the channel frequency TX and RX data to a silicon systems si4464 by monitering MISO MOSI clock and Enable

RX MOSI 0x77 followed by MISO up to 8 bytes containing the received data

TX MOSI 0x66 followed by MOSI up to 8 bytes containing the Transmit data

Frequency set MOSI 0x11 0x40 next byte is the number of bytes typically 0x08 followed by MOSI up to 8 bytes containing the Frequency data

the FPGA is to filter the SPI stream and transmitt only these packets converted to text and each packet followed by a Carrage return Linefeed

Skills: Verilog / VHDL

See more: quartus vhdl fpga spi, fpga spi vhdl, fpga spi interface vhdl, fpga spi, fpga spi interface, fpga spi verilog, vhdl projects fpga, vhdl program fpga project, vhdl based fpga projects, serial communication matlab fpga, perl script capture serial data, formatting serial number setup deployment, add serial number setup project, vhdl microchip fpga, windows script capture serial data, set serial number setup project, lcd vhdl bits fpga, add serial key setup project, serial rule setup visual studio, fpga spi master

About the Employer:
( 3 reviews ) Wellington, New Zealand

Project ID: #14983005

Awarded to:


Dear sir I have more than 10 years experience in digital design using vhdl and Altera tools, please message me so that we can discuss Best regards

$200 NZD in 3 days
(283 Reviews)