This should include the Verilog HDL code of your MPZ design and simulation results to show the correct behavior, or any other interesting observation (e.g. maximum clock frequency of the design).
4 freelancers are bidding on average $23 for this job
Design engineer with experience in large scale systems design with practicing in verilog, systemverilog and programming firmware, C, C++. Let's Discuss further.