Closed

Quartus II / VHDL Coding

3 freelancers are bidding on average $207 for this job

yanatejaip5s

I have a lot of experienced in doing RTL Design with Verilog and Verification as well. I used to work as a Researcher at the OFDM Transciever group to make a lot of IP Core or module with Verilog such as Convolution En More

$280 AUD in 1 day
(1 Review)
1.3
Sbehjoo

Hi I have M.Sc. in Digital Electronics and we've been working for the last two years in the field of digital circuit design using VHDL and verilog . We also use ISE, vivdo modelsim to perform simulations. i took bid in More

$140 AUD in 7 days
(1 Review)
1.4
ghaziaousaji

Hi, I am a VHDL designer and I have more than 2 years of experience. I used to work on complex hardware designs for telecommunication systems. Feel free to reach out for me for further details.

$200 AUD in 7 days
(0 Reviews)
0.0