Freelancer logo
How It Works
Browse Jobs
Log In
Sign Up
Post a Project
You're now following .
Error following user.
Your membership plan only allows 0 follows. Upgrade
here.
Successfully unfollowed user.
Error unfollowing user.
You have successfully recommended
Error recommending user.
Email successfully verified.
User Avatar
Our Rate
$20 USD / hour
Flag of EGFlag of EG
maadi,
egypt
Our Rate
$20 USD / hour
It's currently 1:36 PM here
Joined January 19, 2016
6 Recommendations

Mohammed Ibrahim

@Lightcanon

annual-level-three.svgverified.svg
4.9
(103 reviews)
4.9
(103 reviews)
6.1
6.1
$20 USD / hour
Flag of EGFlag of EG
maadi,
egypt
$20 USD / hour
98%
Jobs Completed
82%
On Budget
92%
On Time
21%
Repeat Hire Rate

Communications & Digital Electronics Engineer

Digital & Analog Electronics VHDL-Verilog-System verilog Matlab/Simulink Analog and Digital Communications Python C/ C++/C# Micro-controllers Data Structures OOP Qt x86 assembly
Freelancer
Python Developers
Egypt

Contact Mohammed Ibrahim about your job

Log in to discuss any details over chat.

Portfolio Items

Verifog is a test-vectors  & test-bench generation environment that aims to auto-generate test-benches and test-vectors for a Verilog/System Verilog modules providing both flexibility and automation for verification engineers. 
It works by comparing the design-under-test with a ground truth (aka golden rules) by IO constraining the module , running regression tests and providing a report for failing cases for designers to fix them. 
Verifog is written in Python and Qt, utilizing Digital electronics skills of verilog/System verilog. Test-bench interfacing is done using the awesome cocotb environment
Verifog:Testbench/Testvector simulation for Verilog module s
Verifog is a test-vectors  & test-bench generation environment that aims to auto-generate test-benches and test-vectors for a Verilog/System Verilog modules providing both flexibility and automation for verification engineers. 
It works by comparing the design-under-test with a ground truth (aka golden rules) by IO constraining the module , running regression tests and providing a report for failing cases for designers to fix them. 
Verifog is written in Python and Qt, utilizing Digital electronics skills of verilog/System verilog. Test-bench interfacing is done using the awesome cocotb environment
Verifog:Testbench/Testvector simulation for Verilog module s
A fully configurable piplined Deep Neural Network for classification applications in which you can customize the number of layers, number of neurons within each layer, activation units type, data type,..etc
Verilog: Fully configurable piplined Deep Neural Network
Design and implementing a fast algorithm for building Huffman-Encoding compression table.
A Fast Generation Algorithm of Huffman Encoding Table
Design and implementing a fast algorithm for building Huffman-Encoding compression table.
A Fast Generation Algorithm of Huffman Encoding Table
In Nintendu NES gaming system, PPU is the digital unit responsible for rendering colors,sprites and backgrounds from memory on LCD screen. The project Consists of:
1- VHDL code for the PPU .
2- Memory to LCD simulator done in Python 3
3- Testing script in TCL and Modelsim commands

[attached]
1- Comparison between output from VHDL code vs Output from the actual game (Megaman NES)
2- Refined VHDL output from same game (different level)
Nintendu Picture Processing Unit (PPU) in VHDL / Python
In Nintendu NES gaming system, PPU is the digital unit responsible for rendering colors,sprites and backgrounds from memory on LCD screen. The project Consists of:
1- VHDL code for the PPU .
2- Memory to LCD simulator done in Python 3
3- Testing script in TCL and Modelsim commands

[attached]
1- Comparison between output from VHDL code vs Output from the actual game (Megaman NES)
2- Refined VHDL output from same game (different level)
Nintendu Picture Processing Unit (PPU) in VHDL / Python
Stenography GUI tool based on modified LSB algorithm implemented in Python, Numpy and PyQT5
QT StegXor project
Qt ui for configuring Finite State Machines
QT Finite State Machine Configuration UI

Reviews

Changes saved
Showing 1 - 5 out of 50+ reviews
Filter reviews by: 5.0
€67.00 EUR
Work delivered in record time and still as much as I wanted ! It's always a pleasure to work with Mohammed ! He is a very talented freelancer and very meticulous in what he does ! I highly recommend it !
Python
Matlab and Mathematica
Verilog / VHDL
Software Architecture
Electrical Engineering
Hire me
P
Flag of FR - -. @pierrot8
14 hours ago
5.0
€111.00 EUR
This is my second time I worked with Mohammed and he has once again exceeded all of my expectations. I highly recommend him to anyone looking for a high quality work !
Python
Matlab and Mathematica
Verilog / VHDL
Software Architecture
Electrical Engineering
Hire me
P
Flag of FR - -. @pierrot8
6 days ago
5.0
£150.00 GBP
Mohammed Ibrahim knows his Verilog, VHDL extremelly well and can definetly help you in all your hardware description language projects. He delivered results in time and within budget. .He was quick to respond to my project and to all of my chat communications. He quickly built the Verilog code exactly to my specifications. It worked perfectly on the first test. I highly recomend him and will hire him again in the future
Python
Matlab and Mathematica
Verilog / VHDL
Software Architecture
Electrical Engineering
Hire me
User Avatar
Flag of GB Ibrahim Aref I H. @exax1990
13 days ago
5.0
€100.00 EUR
I'm very happy with the work done by Mohammed. He started on the project immediatel, understood my needs perfectly and finished faster than I expected. Also, he fixed some issues in no time ! I'm so pleased and highly recommend working with Mohammed !
P
Flag of FR - -. @pierrot8
14 days ago
1.2
€28.00 EUR
Unprofessional frelancer, without having clear requirements, accepts the job and ensures that he can do it. We try to cancel the project, he decides to blackmail by asking for an amount for his services or if he does not, he did not accept to cancel the project. After entering a dispute, he attempts to blackmail by demanding payment out of the dispute. I would not recommend working with him. I hope FRELANCER.COM takes notice of these types of people and takes serious action.
C Programming
Qt
STM32
M
Flag of ES Andres M. @MakelaB
14 days ago

Experience

Verilog/VHDL

freelancer.com
May 2019 - Present
Working as digital design engineer/ communications engineer/ software developer at freelancer.com since 2019

Teaching assistant

Zewail City- Egypt
Mar 2019 - Present
Teaching assistant at Zewail City- Egypt

Education

Bachelor degree of Communications and Electronics engineering

Cairo University, Egypt 2013 - 2018
(5 years)

Contact Mohammed Ibrahim about your job

Log in to discuss any details over chat.

Verifications

Preferred Freelancer
Identity Verified
Payment Verified
Phone Verified
Email Verified
Facebook Connected

Certifications

preferredfreelancer-1.png Preferred Freelancer Program SLA 1 100%

Top Skills

Python
76
Software Architecture
69
Electrical Engineering
59
Matlab and Mathematica
55
Verilog / VHDL
51

Browse Similar Freelancers

Python Developers in Egypt
Python Developers
Software Architecture Developers
Electrical Engineers

Browse Similar Showcases

Python
Software Architecture
Electrical Engineering
Matlab and Mathematica
Previous User
Next User
Invite sent successfully!
Registered Users Total Jobs Posted
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 141 959 042)
Copyright © 2021 Freelancer Technology Pty Limited (ACN 141 959 042)
There is no internet connection