Profile image of vlsirajagopal
@vlsirajagopal
Flag of India Pudhukottai, India
Member since September 25, 2013
1 Recommendations

vlsirajagopal

Online Offline
Verilog , VHDL, System verilog, UVM. Synopsys VCS, VIVADO,MODELSIM,XILINX ISE, Design vision (Design compiler) , Prime time,TMAX Would like to work on my skills.
$15 USD/hr
24 reviews
5.4
  • 100%Jobs Completed
  • 71%On Budget
  • 74%On Time
  • 16%Repeat Hire Rate

Portfolio

Recent Reviews

Experience

Senior verification engineer

Jul 2016 - Nov 2017 (1 year)

Block level verification of ethernet switches.

Verification engineer

Jul 2013 - Jun 2016 (2 years)

Verification of ethernet switch(both custumer end switch, ISP switch) ,Central memory management controller using Systemverilog,UVM.

Asic Design/verification engineer

Jun 2011 - Jun 2013 (2 years)

Verification of ethernet switch ,scheduler,Txole, DMA (AXI) using System verilog UVM.

Education

BE

2007 - 2011 (4 years)

Qualifications

Diploma in ASIC (2011)

RV -VLSI design centre

Whole flow of ASIC with hands on project(Design,DV,STA,PD,Layout).

Verifications

  • Facebook Connected
  • Preferred Freelancer
  • Payment Verified
  • Phone Verified
  • Identity Verified
  • Email Verified

My Top Skills

Browse Similar Freelancers