In Progress

Micro project

Design and implement a 4 bit ALU (Arithmetic and Logic Unit) with the following specific

functions for a simple 4 bit Microprocessor using Xilinx WebPACK. Add Subtract Multiply Divide AND


Test the design and program it onto your BASYS board and demonstrate your results. Demonstrate the output flags (carry, overflow, zero, and sign) as and how they are generated. You may make your own decisions to define the number of bits used for multiplication

(multiplicand and multiplier) and division (dividend and divisor). You may choose the input keys as per your discretion to define each ALU operation. Those who show the inputs and outputs, and display in a user-friendly format will be getting

bonus points up to 25%.

Each part should be explained

Skills: Verilog / VHDL

See more: vhdl and verilog, bit operation, bit bits, make your own sign, xor, xilinx, webpack, verilog vhdl, alu, project user friendly, project input output, vhdl bits alu, xilinx project, vhdl simple project, multiplication program, micro project, simple vhdl project, project multiplication, simple multiplication, design project sign board, project logic design, vhdl xilinx, alu bit vhdl, bit alu vhdl project, dividend

About the Employer:
( 30 reviews ) BEAVERCREEK, United States

Project ID: #4329970