Find Jobs
Hire Freelancers

Suggest A Project

$30-250 USD

Completed
Posted about 12 years ago

$30-250 USD

Paid on delivery
Hi, I have two project requirements. NO COPIES. I need some original work. I need the codes that are atleast about 300-350 lines in VERILOG (strictly, no VHDL please). Your ideas and suggestions are encouraged. Will decide the cost of the project depending on the idea it's based on. Deadlines: Project 1: 5th - 6th May Project 2: 12th - 13th May
Project ID: 1598404

About the project

4 proposals
Remote project
Active 12 yrs ago

Looking to make some money?

Benefits of bidding on Freelancer

Set your budget and timeframe
Get paid for your work
Outline your proposal
It's free to sign up and bid on jobs
Awarded to:
User Avatar
I am Electronics Engineer And i can do a project for you. Regards
$70 USD in 1 day
4.2 (2 reviews)
2.1
2.1
4 freelancers are bidding on average $155 USD for this job
User Avatar
as in my PM
$150 USD in 4 days
0.0 (0 reviews)
0.0
0.0
User Avatar
Hi, I am Avinash Venigalla from India. I hold an Bachelors degree in Electronics and Communication Engineering and also Masters in VLSI Design. I have enclosed a copy of my resume listing my academic training and professional experience. I look forward to hearing from you soon. Project 1: A Digital CMOS Parallel Counter Architecture Based on State Look-Ahead Logic. Abstract : In this project we present a high-speed wide-range parallel counter that achieves high operating frequencies through a novel pipeline partitioning methodology (a counting path and state look-ahead path), using only three simple repeated CMOS-logicmodule types:an initial module generates anticipated counting states for higher significant bit modules through the state look-ahead path, simple D-type flip-flops, and 2-bit counters. The state look-ahead path pre-pares the counting path's next counter state prior to the clock edge such that the clock edge triggers all modules simultaneously, thus concurrently updating the count state with a uniform delay at all counting path modules/stages with respect to the clock edge. Sincerely, Avinash Venigalla.
$220 USD in 6 days
0.0 (0 reviews)
0.0
0.0
User Avatar
Have 9years of Experience in VLSI Design & verification and testing of FPGA & ASIC designs, ASIC to FPGA prototyping, ASIC FEInt synthesis, LEC, linting and virage memory compilers, FPGA (XILINX) Board level designs, synthesis and implementation. Have good experience in verilog coding.
$180 USD in 5 days
0.0 (0 reviews)
0.0
0.0

About the client

Flag of UNITED STATES
Mumbai, United States
4.4
2
Payment method verified
Member since Apr 4, 2012

Client Verification

Thanks! We’ve emailed you a link to claim your free credit.
Something went wrong while sending your email. Please try again.
Registered Users Total Jobs Posted
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
Loading preview
Permission granted for Geolocation.
Your login session has expired and you have been logged out. Please log in again.