Master Slave wishbone architecture using I2C-VHDL

$30-250 USD

In Progress

Posted

about 11 years ago

$30-250 USD

Paid on delivery

I want a very simple design and simulation of an i2c master controller which can facilitate data transfer between an FPGA device and any external i2c device. Please find attached the document with the diagram of the architecture with the appropriate components to be designed. I want each component designed separately with test-bench stimulus.

Electronics

Microcontroller

Verilog / VHDL

Project ID: 4289387

About the project

4 proposals

Remote project

Active 11 yrs ago

Looking to make some money?

Email address

Benefits of bidding on Freelancer

Set your budget and timeframe

Get paid for your work

Outline your proposal

It's free to sign up and bid on jobs

Awarded to:

@ahmedmohamed85

Dear sir, I have more than 5 years experiance in VHDL programming please check you PM

$80 USD in 4 days

5.0

(21 reviews)

5.5

4 freelancers are bidding on average $158 USD for this job

@Tauseef240

Hi, I am MSc in VLSI design and can do this work.

$200 USD in 5 days

4.7

(11 reviews)

4.5

@noumanmehtab86

i can help please check ur pm.

$250 USD in 7 days

5.0

(2 reviews)

1.8

@tamasgy89

Hi, I have 5 years VHDL and digital design experience. I'm experienced with component-level testbench design and with ModelSim simulation as well. I'm more than happy to deliver this project to you. Thanks!

$100 USD in 10 days