i have 2.5+ year experience in design and verification,
i have done 25+ project in verilog/VHDL,
i have done 3 bigger projects in systemverilog(AXI,AHB,UNIVERSAL MEMORY CONTROLLER)
i will done your project perfectly and on time,
i will provide support after completion of project,
thanks and regard
kundan vaghela